Skip to content

GitLab

C
cMIPS
Commit 3ef8ae5e authored by Roberto Hexsel's avatar Roberto Hexsel
Browse files
Options

edit to README

parent 981cbff7
Show whitespace changes
Inline Side-by-side
Showing with 1 addition and 1 deletion
README
View file @ 3ef8ae5e
cMIPS cMIPS
cMIPS - an FPGA ready VHDL model for 5-stage pipeline, MIPS32r2 core cMIPS is a synthesizable VHDL model for the 5-stage pipeline, MIPS32r2 core.
The VHDL model mimics the pipeline design described in Patterson & Hennessy's The VHDL model mimics the pipeline design described in Patterson & Hennessy's
book (Computer Organisation and Design) and is an (almost) complete book (Computer Organisation and Design) and is an (almost) complete
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment