Commit d861b6c7 authored by Roberto Hexsel's avatar Roberto Hexsel

improved text

parent 1aeaf00b
......@@ -10,21 +10,24 @@ The model was synthesized for an Altera EP4CE30F23. The model runs at 50 MHz
(top board speed) and uses up 22% of the combinational blocks, 9% of the
logic registers, and 33% of the memory bits on the FPGA.
Processor model runs C code, compiled with GCC; there are scripts to
compile and assemble code to run on the simulator or the FPGA.
The processor model runs C code, compiled with GCC; there are scripts to
compile and assemble code to run on the simulator or for sythesis.
Core has all forwarding paths and full interlocks for data and control hazards.
The core has all forwarding paths and is fully interlocked for data and
control hazards.
Coprocessor0 supports six hardware interrupts + NMI in "Interrupt
Compatibility Mode" and an 8-way fully associative TLB. The control
instructions break, syscall, trap, mfc0, mtc0, eret, ei, di, ll, sc
are fully implemented.
Partial-word loads and stores (word, half-word, byte) implemented at the
processor's memory interface.
Partial-word loads and stores (word, half-word, byte, lwl,lwr,swl,swr) are
implemented.
Testbench for tests includes processor, RAM, ROM and (simulator) file I/O.
A simulation testbench includes processor, RAM, ROM and (simulator) file I/O.
Top level file for synthesis includes processor, RAM, ROM, LCD display
controller, 2x7segment LED display, keypad and UART. SDRAM controller,
VGA interface and Ethernet port are in the works.
\ No newline at end of file
VGA interface and Ethernet port are in the works.
See docs/cMIPS.pdf for a more complete description.
\ No newline at end of file
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment